Separating sequence overlap for automated test sequence by Hierons, RM
Separating Sequence Overlap for Automated Test Sequence
Generation
R. M. Hierons, Brunel University, UK
Abstract
Finite state machines have been used to model a number of classes of system and there has thus been much
interest in the automatic generation of test sequences from finite state machines. Many finite state machine based
test techniques utilize sequences that check the final states of transitions, the most general such sequence being a
separating sequence: an input sequence that distinguishes between two states of an FSM. When using such techniques
the test sequence length can be reduced by utilizing overlap. This paper investigates overlap for separating sequences
and shows how this can be incorporated into test sequence generation.
Keywords: Test sequence generation, ﬁnite state machine, separating sequence, characterizing set, overlap.
1 Introduction
The existence of a formal model or speciﬁcation of the required behaviour of an implementation under test
(IUT) introduces the possibility of automating or semi-automating parts of the testing process. This can lead to
more eﬀective and eﬃcient testing and thus, potentially, to the development of cheaper and more reliable software.
A ﬁnite state machine (FSM) can be used to model or specify the required behaviour of a state-based sys-
tem (see, for example, [Broekman and Notenboom, 2003, Pomeranz and Reddy, 1997]). If an implementation I
has been produced in the presence of an FSM M that describes the required behaviour of I, it is important to
verify I against M . Testing usually forms part of this veriﬁcation. Several speciﬁcation languages extend the
FSM formalism, by adding data to states and actions, to form extended ﬁnite state machines (EFSMs). Ex-
amples include SDL, ESTELLE, stream X-machines and Statecharts. FSM based test techniques can often be
applied where there is a speciﬁcation in such a language [Duale and Uyar, 2004, Petrenko et al., 2004]. A num-
ber of authors have also noted that FSM based techniques can assist when testing against a Z speciﬁcation
[Derrick and Boiten, 1999, Dick and Faivre, 1993, Hierons, 1992] and that such techniques can be used in model-
based testing [Farchi et al., 2002, Grieskamp et al., 2002].
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When testing against an FSM M , it is common to utilize sequences that distinguish between the states of M
and there are three main approaches to this: using a distinguishing sequence (see, for example, [Hennie, 1964,
Hierons and Ural, 2002, Ural et al., 1997]); unique input/output sequences (see, for example [Aho et al., 1988,
Shen et al., 1990]); or a characterizing set (see, for example, [Chow, 1978, Sidhu and Leung, 1989]). An input
sequence is a distinguishing sequence for M if it leads to a diﬀerent output sequence from each state of M . An
input/output sequence x¯/y¯ is a unique input/output sequence (UIO) for state s of M if M produces y¯ in response
to x¯ from state s but from no other state of M . Thus, a distinguishing sequence is capable of verifying any state of
M and a UIO for state s is capable of verifying state s. Naturally, if a distinguishing sequence exists for an FSM
M then it deﬁnes a UIO for every state of M . There are FSMs that have states that do not have UIOs. For such
an FSM, in order to verify a state s it may be necessary to use several sequences that, between them, distinguish s
from every other state of M . These sequences are called separating sequences. A set of separating sequences that
distinguishes all of the states of M is called a characterizing set. These notions are deﬁned formally in Section 2.
Many FSM based test criteria are expressed in terms of developing a set T of individual test subsequences
for the transitions of FSM M and then generating a transition sequence that contains these test subsequences.
The test sequence is then formed by extracting the input sequence from this transition sequence. Thus, test
sequence generation can be seen as a process in which we connect test subsequences in an optimal manner. The
overall test sequence length can be reduced by allowing the test subsequences to overlap. A number of authors
have studied the problem of utilizing overlap when UIOs are used for state checking [Hierons, 1996, Hierons, 1997,
Miller and Paul, 1993, Yang and Ural, 1990, Zhang and Probert, 2005] and when a distinguishing sequence is used
[Ural and Zhu, 1993]. This paper generalizes overlap to the case where a characterizing set is used for state checking
and thus when separating sequences are used. This is important since an FSM might not have either a distinguishing
sequence or a UIO for every state but every (minimal) FSM has a characterizing set.
This paper makes the following contributions. The primary contribution is that it formalizes the notion of overlap
between separating sequences. It then shows how this overlap can be introduced into test sequence generation
algorithms. Finally, we prove that these algorithms produce shorter test sequences that test every transition than
the previous corresponding algorithms: the test sequence produced by the proposed algorithm cannot be longer
than the test sequence produced by the previous algorithms and can be shorter.
This paper is structured as follows. Section 2 provides an introduction to FSMs and FSM based testing. Section
3 explores overlap between separating sequences. Sections 4 and 5 give test sequence generation algorithms and
these are evaluated in Section 6. Finally, conclusions are drawn in Section 7.
2 Finite State Machines and Directed Graphs
A (deterministic and completely speciﬁed) finite state machine M is deﬁned by a tuple (S, s0, δ, λ,X, Y ) in
which S is a ﬁnite set of states, s0 is the initial state, δ is the state transfer function, λ is the output function, X











Figure 1. The FSM M0
output y = λ(s, x) and moves to state s′ = δ(s, x). This deﬁnes a transition t = (s, s′, x/y) with starting state
s and ending state s′. The functions δ and λ can be extended to take input sequences giving functions of types
S ×X∗ → S and S ×X∗ → Y ∗ respectively. Let t = (s, s′, x/y) be a transition of M and let x¯ and x¯′ be input
sequences. Then in x¯′ we follow the transition t by the input sequence x¯ if there exists input sequences x¯1 and
x¯2 with δ(s0, x¯1) = s and x¯′ = x¯1xx¯x¯2. Only deterministic and completely speciﬁed FSMs are considered in this
paper. For more on FSMs see, for example, [Gill, 1962, Kohavi, 1978]. An FSM, called M0 throughout the paper,
is shown in Figure 1. Here, for example, δ(s1, a) = s2 and λ(s1, a) = p and thus M0 contains the transition
(s1, s2, a/p). Further, δ(s1, aa) = s1 and λ(s1, aa) = pp.
A sequence τ¯ = t1, . . . , tk, ti = (si, si+1, xi/yi) for 1 ≤ i ≤ k, of consecutive transitions of M is called a transition
sequence. The state s1 = head(τ¯) is the starting state of τ¯ while sk+1 = tail(τ¯) is the ending state of τ¯ . The
input/output sequence x1/y1 . . . xk/yk of transition sequence τ¯ is called the label of τ¯ and is denoted label(τ¯).
The transition sequence τ¯ can also be represented by the tuple (s1, sk+1, x1/y1, . . . , xk/yk). Given input/output
sequence z¯ = x1/y1, . . . , xk/yk, x¯ = In(z¯) = x1, . . . , xk is the input portion of z¯ and y¯ = Out(z¯) = y1, . . . , yk is the
output portion of z¯. In a slight abuse of notation, z¯ can be represented as x¯/y¯.
When testing from an FSM we apply an input sequence, called a test sequence, to the IUT and compare the
resultant output sequence with that expected. If the observed input/output sequence is not the label of a transition
sequence from M that starts at s0 then a failure has been observed.
Two states s and s′ of M are equivalent if for every input sequence x¯, λ(s, x¯) = λ(s′, x¯). If λ(s, x¯) = λ(s′, x¯)
then x¯ is said to be a separating sequence. Two FSMs are equivalent if their initial states are equivalent. An FSM
M is minimal if no equivalent FSM has fewer states. Given an FSM M it is possible to generate an equivalent
minimal FSM M ′ [Moore, 1956] and there are algorithms for transforming an FSM with n states and p inputs into
such a minimal FSM in O(pn log n)[Hopcroft, 1971]. Thus only minimal FSMs are considered in this paper.
A reset operation is an input reset ∈ X with the property that for every state s of M we have that δ(s, reset) =
3
s0. Some test sequence generation methods assume that there is a reliable reset operation: a reset operation that
is known to be correctly implemented. While many systems have a reset operation, the tester cannot always rely
upon the correctness of such an operation. The test sequence generation algorithms introduced in Sections 4 and
5 do not rely on the presence of a reset operation.
A directed graph (digraph) G is deﬁned by a set V of vertices and a set E of directed edges between the vertices.
Each edge can be given a label and an edge e from vertex v to vertex v′ with label l is represented by (v, v′, l).
A walk from digraph G = (V,E) is a sequence of consecutive edges from E. A walk e1, . . . , ek, ei = (vi, vi+1, li)
(1 ≤ i < k) is a path if the vertices v1, . . . , vk are distinct. Walk e1, . . . , ek, ei = (vi, vi+1, li) (1 ≤ i < k) is a tour
if v1 = vk+1 and then ej , . . . , ek, e1, . . . , ej−1 represents starting e1, . . . , ek at vertex vj .
An FSM can be represented by a digraph in which the vertices represent states and the edges, labelled with the
input/output pairs, represent transitions. A digraph is strongly connected if for each ordered pair of vertices (v, v′)
with v = v′ there is a path from v to v′.
An FSM is strongly connected if the digraph that represents it is strongly connected. An FSM M is initially
connected if every state s of M can be reached from the initial state of M : for all s ∈ S there exists some input
sequence x¯ such that δ(s0, x¯) = s. Since M is minimal it must be initially connected. If M is initially connected
and has a reset operation then M is strongly connected. It is worth noting that an FSM can be strongly connected
without having a reset operation. In this paper we assume that M is strongly connected.
Many test sequence generation techniques use sequences that distinguish the states of the speciﬁcation M in order
to verify the states of the IUT. Normally one of the following is used to verify a state of M : a distinguishing sequence
(DS); a unique input/output sequence (UIO); or a characterizing set (see, for example, [Sidhu and Leung, 1989]).
An input sequence x¯ is a distinguishing sequence if each state of M leads to a diﬀerent output sequence in response
to x¯: for all s, s′ in S with s = s′ we have that λ(s, x¯) = λ(s′, x¯). Thus, in order to check the ﬁnal state of a
transition t of M using distinguishing sequence x¯ it is suﬃcient to follow t by x¯.
A UIO for a state s is an input/output sequence x¯/y¯ with the property that it distinguishes s from every other
state of M . Thus, x¯/y¯ is a UIO for state s of M if and only if y¯ = λ(s, x¯) and for all s′ ∈ S \ {s} we have that
λ(s, x¯) = λ(s′, x¯). A UIO for a state s of M can verify that the state of M is s, but need not be able to verify any
other state of M . In order to check the ﬁnal state s′ of a transition t of M it is suﬃcient to follow t by the input
portion of the UIO for s′.
Some FSMs do not have either a DS or a UIO for every state. Further, there is no polynomial upper bound on
the length of the shortest DS or UIO and the problems of deciding whether an FSM has a DS or a UIO for state
s are PSPACE complete [Lee and Yannakakis, 1994]. Where the FSM does not have a known DS or a complete
set of UIOs it is normal to use a characterizing set W = {w¯1, . . . , w¯m}: a set of input sequences with the property
that for every pair of states s, s′ of M , if s = s′ then there is some w¯i ∈ W such that λ(s, w¯i) = λ(s′, w¯i). Thus,
the set of output sequences produced by executing each w¯i ∈ W from state s of M veriﬁes s. Every minimal FSM
with n states has a characterizing set that contains at most n− 1 sequences each of length at most n− 1 and this
set can be produced in O(n2) time (see, for example, [Kohavi, 1978]).
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Input State s0 State s1 State s2 State s3
b q q r p
ab pq pr pq rr
Table 1. The output from the w¯i
Now consider the FSM M0. It is possible to observe that s0 does not have a UIO, since any input sequence
beginning with a cannot distinguish between s0 and s2 and any input sequence beginning with b cannot distinguish
between s0 and s1. Thus, M0 does not have a distinguishing sequence. However, M0 has characterizing set
W = {w¯1, w¯2} for w¯1 = b and w¯2 = ab.
In order to verify a state si of M it is possible to use a set Wi of preﬁxes of sequences from W with the
property that for every state sj = si of M , some element of Wi distinguishes si from sj [Fujiwara et al., 1991]. By
considering Table 1 we see that the following sets can be used for M0: W0 = {b, ab}, W1 = {ab}, W2 = {b}, and
W3 = {b}.
2.1 Test sequence generation
Given FSM M , let ΦkM denote the set of FSMs with the same input and output alphabets as M and no more
than k states. When testing from an FSM M it is normal to assume that the IUT behaves like an unknown FSM
MI ∈ ΦkM for some predetermined k. Most techniques for generating test sequences from an FSM M fall into one
of two classes.
1. They produce a checking experiment : a set of test sequences that, between them, are guaranteed to determine
correctness as long as the IUT behaves like some element of ΦkM .
2. They produce a set T of transition sequences, called test subsequences, that check the transitions of M and
then form a walk ρ¯ of M that contains each element of T . The test sequence is produced by taking the input
portion of the label of ρ¯.
Where feasible it is desirable to produce a checking experiment. Approaches that do not rely on the use of
a reliable reset and generate a checking sequence based on a characterizing set produce test sequence lengths
that are at least exponential in the number of states of M [Rezaki and Ural, 1995]. Where k = n and there is
a reliable reset operation a checking experiment with polynomial length can be produced using the W-method
[Chow, 1978] or the Wp-method [Fujiwara et al., 1991]. However, the test sequence length is still greater than that
produced by algorithms that devise a single test sequence that checks the transitions of M . Further, the use of
resets can increase the cost of testing and reduce its eﬀectiveness [Hierons, 2004, Yao et al., 1993]. Thus, there are
a range of problems for which it is not feasible to produce a checking experiment. Interestingly, the experience
of [Motteler et al., 1994] and [Sidhu and Leung, 1989] suggests that sequences that include a test subsequence for
every transition but are not checking sequences are usually eﬀective at ﬁnding faults.
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The second class of test sequence generation algorithm identiﬁes a set T of test subsequences and produces a
walk ρ¯ of M , that starts at s0 such that each element of T is a subsequence of ρ¯. Once such a walk ρ¯ has been
found, we test with the input portion of the label of ρ¯. This is captured by the following notion of a walk covering
a test subsequence from T : we insist that each element of T is covered by the ﬁnal walk.
Definition 1 A walk ρ¯ covers a sequence τ¯ of transitions from M if and only if τ¯ is a subsequence of ρ¯.
Suppose that we are using a characterizing set W = {w¯1, . . . , w¯m} in test sequence generation. Given a transi-
tion t = (s, s′, x/y), the input/output sequences xw¯1/yλ(s′, w¯1), . . . , xw¯m/yλ(s′, w¯m) could form the labels of the
corresponding test subsequences from s. In this case T = {(s, δ(s, xw¯j), xw¯j/λ(s, xw¯j))|s ∈ S, x ∈ X, δ(s, x) = sj}.
Where each state has a UIO and the UIO for state si is denoted x¯i/y¯i, if s′ = sj then usually only xx¯j/yy¯j is used
for t.
Given a set T of test subsequences for M , if M is strongly connected then it is possible to produce one walk that
covers each element of T and extract the corresponding test sequence. The problem of ﬁnding a short walk that
contains each element of T can be described by representing M by a digraph G = (V,E) and then adding a set
Et of edges that represent the elements of T . Suppose that for each state si of M , si is represented by the vertex
vi ∈ V . Given a transition subsequence τ¯ from T with starting state si and ending state sj , in Et we represent τ¯
by an edge with starting vertex vi and ending vertex vj . The optimisation problem can then be seen as that of
ﬁnding the shortest tour of Gt = (V,E ∪ Et) that contains every edge from Et. Given the tour produced by this,
the test sequence is the corresponding input sequence. This is an instance of the Rural Chinese Postman Problem
(RCPP) [Aho et al., 1988]. While the RCPP is NP-complete Aho et al. [Aho et al., 1988] use a polynomial time
algorithm that is optimal under certain well deﬁned conditions. This algorithm has time complexity of O(qn log n)
[Aho et al., 1988] for an FSM with n states and q transitions. Where it is suboptimal, a set of tours is produced
and these can be connected.
2.2 Previous work on test sequence generation and overlap
It has been noted that the test subsequences in T need not be disjoint: they may overlap [Aho et al., 1988].
Yang and Ural [Yang and Ural, 1990] introduced a heuristic to utilize this overlap where UIOs are used. They
note that where test subsequences overlap several of them can be combined to form a single sequence, called a
fully overlapped transition sequence (FOTS), that utilizes overlap. A set of FOTS is generated and then combined
optimally. However, there may be a number of alternative ways of devising the FOTS and the choice made in test
sequence generation might be suboptimal. A similar approach has been applied using distinguishing sequences
[Ural and Zhu, 1993].
Miller and Paul [Miller and Paul, 1993] represent overlap, when using UIOs, in terms of non-convergent tran-
sitions and Hierons [Hierons, 1992, Hierons, 1996] represents overlap by using invertible transitions. A transition
(s, s′, x/y) is invertible if it is the only transition with input x and output y that enters state s′. Invertible transi-
tions preserve state information: if the ﬁnal state of an invertible transition has been checked then the initial state
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has also been checked. Thus if t = (s, s′, x/y) is an invertible transition and x¯/y¯ is a UIO for s′, then xx¯/yy¯ is a
UIO for s. Based on this, it is possible to reduce the number of UIOs required in testing and thus the total test
sequence length. This approach eﬀectively includes the process of choosing the FOTS within test optimization.
Invertibility can be extended to invertible sequences [Hierons, 1997].
Where there is more than one known UIO for each state it is possible to produce a shorter test sequence even if
overlap is not used [Shen et al., 1990]. The optimisation algorithm chooses an appropriate UIO for each transition
and may use diﬀerent UIOs for two transitions that end at the same state. The approaches of Miller and Paul
[Miller and Paul, 1993] and Hierons [Hierons, 1992, Hierons, 1996] take advantage of the fact that there may be
many alternative UIOs for a state: in eﬀect they generate additional UIOs.
Previous approaches to utilizing overlap assume that UIOs or a distinguishing sequence are being used for state
checking. However, an FSM need not have a distinguishing sequence or a UIO for each state. Since every minimal
FSM has a characterizing set, this paper generalizes the approaches of Miller and Paul [Miller and Paul, 1993] and
Hierons [Hierons, 1992, Hierons, 1996] to the case where a characterizing set is being used.
3 Separating Sequences and Overlap
In this section we formalize overlap when using separating sequences. While every minimal FSM has a charac-
terizing set, this set is not unique. Throughout this section we assume that a characterizing set W = {w¯1, . . . , w¯m}
of M has been chosen. We now deﬁne terminology that underlies the analysis of overlap.
Definition 2 A transition sequence τ¯ , with starting state s = head(τ¯) and a label whose input portion is x¯, is a
w¯j sequence for state s if and only if for all s′ ∈ S \ {s} we have that if λ(s′, w¯j) = λ(s, w¯j) then λ(s′, x¯) = λ(s, x¯).
Thus, in terms of distinguishing state s from other states of M , the input portion of the label of any w¯j sequence
is at least as powerful as w¯j . Where τ¯ is a w¯j sequence for s, the input portion x¯ of the label of τ¯ can be used,
when checking state s, in place of w¯j . It transpires that this fact can be used to allow overlap to be utilized. It is
worth noting that this says nothing about the ability of x¯ to distinguish states other than s.
Definition 3 A transition sequence τ¯ whose label has input portion x¯ is said to be (w¯i, w¯j) converting if x¯w¯i is a
w¯j sequence for state head(τ¯).
We now deﬁne the following variants on Deﬁnition 3.
Definition 4 Suppose τ¯ has length 1, containing transition t. If τ¯ is (w¯i, w¯j) converting then t is said to be a
(w¯i,w¯j) converting transition.
Definition 5 If there is some k such that τ¯ is (w¯k, w¯i) converting then τ¯ is ( , w¯i) converting. Similarly, if there
is some k such that τ¯ is (w¯i, w¯k) converting then τ¯ is (w¯i, ) converting.
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Input State s0 State s1 State s2 State s3
w¯1 (b) q q r p
w¯2 (ab) pq pr pq rr
bw¯1 (bb) qp qp rp pq
aw¯2 (aab) ppr ppq ppr rpq
bw¯2 (bab) qrr qrr rrr ppq
Table 2. The output from the w¯j and xw¯i
Definition 6 If all the transitions for some input value x ∈ X are (w¯i, w¯j) converting then x is said to be strongly
(w¯i, w¯j) converting.
The key point is that if τ¯ is (w¯i, w¯j) converting and has a label whose input portion is x¯ then x¯w¯i can be used
in place of w¯j . This allows a test subsequence for the ﬁnal transition of τ¯ to be used as part of a test subsequence
for a transition preceding τ¯ and thus for there to be overlap between these two test subsequences. To see this
let us suppose that the last transition of τ¯ is t′ and t is a transition with input x whose ending state is head(τ¯).
As x¯w¯i (from state head(t)) applies w¯i after t′ and τ¯ is (w¯i, w¯j) converting, in testing xx¯w¯i can replace both the
transition t followed by w¯j and t′ followed by w¯i when applied in state head(t). This can be used to reduce the
test eﬀort by introducing overlap.
It is straightforward to decide which transitions involving input x ∈ X are (w¯i, w¯j) converting, for each i, j. This
can be achieved by ﬁnding the output, from each state, produced by w¯i and xw¯i. The values for M0 are shown
in Table 2. As w¯2 = aw¯1, a is strongly (w¯1, w¯2) converting. Input a also produces (w¯2, w¯1) converting transitions
when executed from states s1 and s3, b produces (w¯1, w¯2) converting transitions when executed from s2 or s3, and
b is strongly (w¯2, w¯1) converting. Input b is also strongly (w¯1, w¯1) converting, a is strongly (w¯2, w¯2) converting, b
produces a (w¯2, w¯2) converting transition for states s2 and s3, and a produces a (w¯1, w¯1) converting transition for
states s1 and s3.
Suppose, for example, that we execute baw¯1 from the initial state of M0. Then we achieve two things.
1. We follow the transition (s3, s2, a/r) by w¯1.
2. We follow the transition (s0, s3, b/q) by a w¯2 sequence since a is strongly (w¯1, w¯2) converting.
Thus, the execution of baw¯1 from the initial state of M0 includes two test subsequences that overlap.
Not all (w¯i, w¯j) converting transitions are invertible, an example being the transition (s0, s1, a/p) in M0, which
is (w¯2, w¯1) converting but is not invertible since there is another transition (from state s2) with label a/p and
ending state s1. The following result thus demonstrates that this notion, of (w¯i, w¯j) converting transitions, is a
generalization of invertibility.
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Proposition 1 If t = (s, s′, x/y) is invertible, w¯i is the input portion of a UIO for s′, and w¯j is the input from a
UIO for s then t is (w¯i, w¯j) converting.
Proof
It is suﬃcient to demonstrate that given any sk = s, xw¯i distinguishes between s and sk. If λ(s, x) = λ(sk, x)
then xw¯i distinguishes between s and sk, as required. If λ(s, x) = λ(sk, x) then, as t is invertible, δ(s, x) = δ(sk, x).
Let s′k = δ(sk, x). Then, as s
′
k = s′ and w¯i is the input portion of a UIO for s′, λ(s′, w¯i) = λ(s′k, w¯i) and thus
λ(s, xw¯i) = λ(sk, xw¯i), as required. 
It is possible to eﬃciently determine whether a sequence of transitions is (w¯i, w¯j) converting.
Proposition 2 Given an FSM M with n states and transition sequence τ¯ it is possible to determine whether τ¯ is
(w¯i, w¯j) converting in time of O(n(|τ¯ |+ |w¯i|+ |w¯j |)).
Proof
Let x¯ denote the input portion of the label of τ¯ . It is suﬃcient to observe that we need to determine the response
of M to both x¯w¯i and w¯j from the n states of M and determine which states are distinguished from head(τ¯) by
these input sequences. 
The following result demonstrates that it is possible to combine (w¯i, w¯j) converting sequences in the natural
way.
Proposition 3 If τ¯ is (w¯i, w¯j) converting, τ¯ ′ is (w¯j , w¯k) converting, and the ending state of τ¯ ′ is the starting state
of τ¯ then τ¯ ′τ¯ is (w¯i, w¯k) converting.
Proof
Let s denote the starting state of τ¯ and s′ denote the starting state of τ¯ ′. Further, let x¯ denote the input
portion of the label of τ¯ and x¯′ denote the input portion of the label of τ¯ ′. As τ¯ is (w¯i, w¯j) converting, the input
sequence x¯w¯i distinguishes between s and sp whenever w¯j distinguishes between s and sp. Similarly, whenever w¯k
distinguishes between s′ and sq, x¯′w¯j distinguishes between s′ and sq.
Suppose w¯k distinguishes between s′ and sq. It is suﬃcient to prove that x¯′x¯w¯i also distinguishes between s′
and sq. Let sp = δ(sq, x¯′). As τ¯ ′ is (w¯j , w¯k) converting and w¯k distinguishes between s′ and sq, x¯′w¯j distinguishes
between s′ and sq. Thus λ(s′, x¯′w¯j) = λ(sq, x¯′w¯j). Clearly if λ(s′, x¯′) = λ(sq, x¯′) then x¯′x¯w¯i distinguishes between
s′ and sq as required. If λ(s′, x¯′) = λ(sq, x¯′) then λ(s, w¯j) = λ(sp, w¯j). Then, as τ¯ is (w¯i, w¯j) converting and w¯j
distinguishes between s and sp, λ(s, x¯w¯i) = λ(sp, x¯w¯i). Thus λ(s′, x¯′x¯w¯i) = λ(sq, x¯′x¯w¯i) as required. 
Note that a (w¯i, w¯j) converting sequence can have length in excess of 1. However, for purpose of test generation
we focus on the use of (w¯i, w¯j) converting transitions.
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4 Test Sequence Generation
4.1 Objective
Where we wish to produce a single test sequence that tests each transition of an FSM M using characterising
set W and no overlap, we require the use of a test sequence that satisﬁes the following criterion.
Definition 7 Given FSM M and characterising set W , let T denote the set of test subsequences for the transitions
of M created using W . Thus, for each transition t = (s, s′, x/y) of M and w¯i ∈ W , T contains a transition sequence
that has starting state s and label xw¯i/yλ(s′, w¯i). Let T = {τ¯1, . . . , τ¯p}. A test sequence x¯ is a W-test sequence
for FSM M and characterising set W if and only if x¯ is the input portion of the label of a transition sequence
ρ¯ = τ¯ ′1τ¯1τ¯
′
2 . . . τ¯pτ¯
′
p+1, with starting state s0, for some τ¯
′
1, . . . τ¯
′
p+1.
This criterion may be weakened in the following manner, allowing overlap and for a transition to be followed by
a w¯i sequence rather than w¯i.
Definition 8 A test sequence x¯ is a W-overlapping test sequence for FSM M and characterising set W if and
only if x¯ is the input portion of the label of a transition sequence ρ¯ with starting state s0 that has the property that
for every transition t of M and w¯i ∈ W , ρ¯ contains a subsequence tτ¯ ′ such that τ¯ ′ is a w¯i sequence.
Thus, our problem is to generate a W-overlapping test sequence for FSM M given characterising set W .
4.2 Overview of the algorithm
This section describes an algorithm that produces a W-overlapping test sequence that utilizes the overlap
produced by (w¯i, w¯j) converting transitions1. The ﬁrst step is to determine which transitions are (w¯i, w¯j) converting
for each w¯i, w¯j ∈ W . The (w¯i, w¯j) converting transitions for M0 can be derived from Table 2 and are shown in
Table 3. Here (i, j) in a column associated with state s and in a row with label x denotes that the input of x in
state s produces a (w¯i, w¯j) converting transition.
The test sequence generation algorithm involves the following steps.
1. Generate a digraph that, for each transition t and w¯i ∈ W , includes an edge et representing t in a context
within which it must be followed by a w¯i sequence in any tour that contains et.
2. Produce a minimal tour that contains each of these edges.
3. Start the tour at the initial state to form a walk ρ¯ and return the input portion of the label of ρ¯.
These steps are now described.
1While this paper only considers the use of (w¯i, w¯j) converting transitions in test sequence generation it should be possible to utilize
sequences that are (w¯i, w¯j) converting in a similar way.
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From s0 From s1 From s2 From s3
(w¯1, ) for a (1, 2) (1, 1), (1, 2) (1, 2) (1, 1), (1, 2)
(w¯1, ) for b (1, 1) (1, 1) (1, 1), (1, 2) (1, 1), (1, 2)
(w¯2, ) for a (2, 2) (2, 1), (2, 2) (2, 2) (2, 1), (2, 2)
(w¯2, ) for b (2, 1) (2, 1) (2, 1), (2, 2) (2, 1), (2, 2)
Table 3. The (w¯i, w¯j) converting transitions used
4.3 Representing tests
In this subsection we deﬁne a digraph G = (V,E) to be used as the basis of test sequence generation. G contains
a number of copies of each state of M : one for each element of W and one extra. These copies are labelled: for
w¯k ∈ W and state si the corresponding copy is called vki ; the extra copy is called v∗i .
For each transition t and w¯k ∈ W there is an additional vertex vkt . This represents the test subsequence
formed by following transition t by a w¯k sequence. Thus G has vertex set V = V0 ∪ V1 ∪ . . . ∪ Vn−1 ∪ V Tr, with
Vi = {v1i , . . . , vmi , v∗i } (0 ≤ i < n,m = |W |), and V Tr = {vkt |t = (s, δ(s, x), x/λ(s, x)), s ∈ S, x ∈ X, 1 ≤ k ≤ m}.
We now deﬁne the edge set E = Et ∪ E′ of G.
1. Given l ∈ {1, . . . ,m} and transition t = (si, sj , x/y) there is an edge in Et from vlt to vlj representing the use
of t to be followed by a w¯l sequence starting at sj . This edge has cost 1 and label t.
2. There is an edge (v∗0 , v
∗
0 , ) in Et, with cost 0, where  represents null input. The inclusion of this edge
guarantees that any tour that contains every edge from Et passes through v∗0 and thus can be started from
the initial state.
3. Given l ∈ {1, . . . ,m} and transition t = (si, sj , x/y) that is (w¯l, w¯k) converting, there is an edge in E′ from
vki to v
l
t with label . This represents the use of t as a (w¯l, w¯k) converting transition: if we pass through this
edge in a tour then by construction we must follow it by an edge representing t and then a sequence of edges
that represents a w¯l sequence. This edge has cost 0, since if we pass through this edge then we must pass
through the edge from vlt, representing the use of t, and this has cost 1.
4. Given i ∈ {0, . . . , n − 1}, k ∈ {1, . . . ,m} and sj = δ(si, w¯k) there is an edge in E′ from vki to v∗j with label
w¯k representing the execution of w¯k from si. This edge has cost |w¯k|.
5. Given transition t = (si, sj , x/y) there is an edge in E′ from v∗i to v
∗
j with label t that represents the execution
of t in order to connect transition tests. This edge has cost 1.
6. Given transition t = (si, sj , x/y) and l ∈ {1, . . . ,m} there is an edge in E′ from v∗i to vlt with label  and cost
0. These edges are used to guarantee connectivity and to allow a (w¯l, w¯k) converting transition to be treated
as a normal transition (i.e. not to be involved in overlap).
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An edge leaving vertex vki represents either a w¯k sequence or the beginning of a w¯k sequence. Thus, an edge
leaving vki represents either a transition sequence whose label has input portion w¯k or a (w¯r, w¯k) converting
transition, for some w¯r ∈ W . Vertices of the form v∗i are included in order to allow the use of transitions that
connect the individual test subsequences.
The edge set Et is the set of edges that must be included in producing a transition sequence. All but one of these
edges represent a transition to be followed by a w¯k sequence (some k). The remainder, from v∗0 to v
∗
0 , guarantees
that any tour that contains every edge from Et must pass through v∗0 . This latter property is important for two
reasons. First, we need a transition sequence that starts at s0. Second, we cannot start the tour with an edge e
that represents a transition being used as (w¯i, w¯j) converting (some w¯i, w¯j ∈ W ) since by starting the tour with e
this edge and the following sequence no longer provides a w¯j sequence for the previous edge.
The digraph, without the edges between the vertices in V ∗, produced from M0 is shown in Figure 2 where
if a transition t with starting state si is (w¯l, w¯k) converting then there is a corresponding edge from vki to v
l
t;
these edges are based on Table 2. In this ﬁgure, the edges from Et are represented by thick lines and the edges
representing w¯1 and w¯2 are represented by lines with no arrowheads (but all go to vertices of the form v∗i ). Given
a transition t = (si, sj , x/y) and k ∈ {1, 2}, the vertex vkt is denoted vkix, since the starting state and input fully
deﬁne a transition of M0. In Figure 2, for example, vertex v21a represents the transition with starting state s1 and
input a to be followed by a w¯2 sequence and there is an edge from this vertex to v22 since the ending state of the
transition from s1 with input a is s2. Further, there is an edge from v22 to v
1
2b since the transition from s2 with
input b is (w¯1, w¯2) converting; we can form a w¯2 sequence by following it by a w¯1 sequence.
The next step in test sequence generation is to ﬁnd a minimum cost tour that contains a copy of each edge from
Et. This problem is an instance of the RCPP and can be solved using the approach discussed in [Aho et al., 1988].
The following proves that there always exist tours that satisfy the test criterion and include the vertex v∗0 .
Proposition 4 Suppose vlt ∈ V Tr. Then G contains a path from v∗0 to vlt and a path from vlt to v∗0 .
Proof
Let si denote the starting state of t. Observe that G restricted to the vertices in V ∗ is strongly connected. Also,
there is an edge from vlt to some v
∗





. The result thus follows. 
Once ρ¯ has been found, a test sequence can be generated from this by starting it at vertex v∗0 and using the
input portion of the label of the corresponding walk.
The overall algorithm can be summarized in the following manner.
Algorithm 1 1. For each w¯i, w¯j ∈ W , state s and input x, determine whether x is (w¯i, w¯j) converting from s.
2. Devise the digraph G.























































































Figure 2. The Digraph G for M0
4. Extract the test sequence from ρ¯.
The following is straightforward to prove.
Proposition 5 Suppose that FSM M has n states, p inputs, and a characterizing set with m elements. Then the
digraph G produced in Algorithm 1 has O(pnm) vertices and O(pnm2) edges.
Suppose that G has v vertices and e edges. Then the optimization approach described in [Aho et al., 1988]
can be achieved using an algorithm with time complexity O(ev log v)). This gives an overall time complexity of
O(p2n2m3 log pnm)
Note that if we do not utilize overlap then we generate the transition sequence from a digraph that has O(pnm)
vertices and O(pnm) edges since we have to combine pnm test subsequences to form a single transition sequence.
Thus, the use of overlap does have a cost; it increases the test sequence generation eﬀort.
5 Test sequence generation using prefixes
In order to verify a state si of M it may be possible to use a set Wi of preﬁxes of sequences from W with the
property that for every state sj = si of M , some element of Wi distinguishes si from sj [Fujiwara et al., 1991]. We
assume that a set W = {W0, . . . ,Wn−1} is given and Wi = {w¯i1, . . . , w¯imi} (0 ≤ i < n, 1 ≤ mi ≤ m). Earlier we
saw that the following sets can be used for M0:
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Input State s0 State s1 State s2 State s3
w¯01 (b) q q r p
w¯02 (ab) pq pr pq rr
aw¯11 (aab) ppr ppq ppr rpq
Table 4. The transition from s0 with input a
1. W0 = {w¯01, w¯02} where w¯01 = b, w¯02 = ab;
2. W1 = {w¯11} where w¯11 = ab;
3. W2 = {w¯21} where w¯21 = b; and
4. W3 = {w¯31} where w¯31 = b.
If we wish to produce a single test sequence that tests every transition of FSM M using W and no overlap, we
require the use of a test sequence that satisﬁes the following criterion.
Definition 9 Given FSM M and set W, let T denote the set of test subsequences for the transitions of M created
using W. Thus, for each transition t = (si, sj , x/y) of M and w¯jl ∈ Wj, T contains a subsequence that has starting
state si and label xw¯jl/yλ(sj , w¯jl). Let T = {τ¯1, . . . , τ¯p}. A test sequence x¯ is a W-test sequence if and only if it
is the input portion of the label of a transition sequence ρ¯ with starting state s0 such that ρ¯ = τ¯ ′1τ¯1τ¯
′
2 . . . τ¯pτ¯
′
p+1 for
some τ¯ ′1, . . . τ¯
′
p+1.
Again, the test criterion may be weakened.
Definition 10 A test sequence x¯ is a W-overlapping test sequence for FSM M and set W if and only if it
is the input portion of the label of a transition sequence ρ¯ with starting state s0 such that for every transition
t = (si, sj , x/y) of M and w¯jl ∈ W, ρ¯ contains a subsequence tτ¯ ′ such that τ¯ ′ is a w¯jl sequence.
Thus, our problem is to generate a W-overlapping test sequence for M . We can represent overlap in a similar
manner to before.
Definition 11 A transition sequence τ¯ = (si, sj , x¯/y¯) is said to be (w¯jl, w¯ik) converting if, whenever the sequence
w¯ik distinguishes a state s′ from si the sequence x¯w¯jl also distinguished s′ from si.
Consider the example M0. The transition from s0 with input a ends at state s1 and thus we have to determine
whether this is (w¯11, w¯01) converting and whether it is (w¯11, w¯02) converting. Here aw¯11 = aab and this sequence
distinguishes s0 from both s1 and s3 but not from s2. This is illustrated in Table 4. Thus, the transition from s0
with input a is (w¯11, w¯02) converting.
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Similarly, we have that: the transition from s0 with input b is (w¯31, w¯01) converting; the transition from s1 with
input a is (w¯21, w¯11) converting; the transition from s2 with input b is (w¯31, w¯11) converting; the transition from
s3 with input a is (w¯21, w¯31) converting; and the transition from s3 with input b is both (w¯01, w¯31) converting and
(w¯02, w¯31) converting.
We are now in a position to adapt the algorithm from Section 4 to use preﬁxes from sets in W rather than the
entire characterizing set.
Test sequence generation is based on a digraph GW that has a number of copies of each state of M : for state si
there one copy for each element of Wi and one extra. These copies are labelled in the following way: for w¯ik ∈ W
and state si the corresponding copy is called vki ; the extra copy is called v
∗
i .
For each transition t = (si, sj , x/y) and w¯jk ∈ Wj there is a vertex vkt that represents t to be followed by a w¯jk
sequence. Thus GW has vertex set V = V0 ∪ V1 ∪ . . . ∪ Vn−1 ∪ V Tr, with Vi = {v1i , . . . , vmii , v∗i } (0 ≤ i < n), and
V Tr = {vkt |t = (si, sj , x/y), 1 ≤ k ≤ mj}. The edge set EW = EtW ∪E′W of GW is now deﬁned2.
1. Given l ∈ {1, . . . ,mj} and transition t = (si, sj , x/y) there is an edge in EtW from vlt to vlj with label t
representing the use of t to be followed by an w¯jl sequence. This edge has cost 1.
2. There is an edge (v∗0 , v
∗
0 , ) in EtW , with cost 0. The inclusion of this edge guarantees that any tour that
contains the edges from EtW passes through v∗0 and thus can be started from the initial state.
3. Given l ∈ {1, . . . ,mj} and transition t = (si, sj , x/y) that is (w¯jl, w¯ik) converting, there is an edge in E′W
from vki with label  to v
l
t. This represents the use of t as a (w¯jl, w¯ik) converting transition. This edge has
cost 0.
4. Given i ∈ {0, . . . , n− 1}, k ∈ {1, . . . ,mi} and sj = δ(si, w¯ik) there is an edge in E′W from vki to v∗j with label
w¯ik representing the input of w¯ik from si. This edge has cost |w¯ik|.




j with label t that represents the use of
t in order to connect tests. This edge has cost 1.
6. Given transition t = (si, sj , x/y) and l ∈ {1, . . . ,mj} there is an edge in E′W from v∗i to vlt with label  and
cost 0.
The digraph, without the edges between the vertices in V ∗, produced from M0 is shown in Figure 3. In this
ﬁgure, the edges from EWt are represented by thick lines and the edges representing sequences from the Wi are
represented by lines with no arrowheads (but all go to vertices in V ∗). Given a transition t = (si, sj , x/y), the
vertex vkt is denoted v
k
ix, since the starting state and input fully deﬁne a transition of M0.
The next step in test sequence generation involves ﬁnding a minimum cost tour that contains a copy of each
edge from EtW . As before, connectivity is ensured. Once τ¯ has been found, a test sequence can be generated from
this by starting τ¯ at vertex v∗0 and using the input portion of the label of the corresponding walk ρ¯.
























































Figure 3. The Digraph GW for M0
The overall algorithm can be summarized in the following manner.
Algorithm 2 1. For each w¯jl ∈ Wj, w¯ik ∈ Wi such that there is a transition t from si to sj, determine whether
t is (w¯jl, w¯ik) converting.
2. Devise the digraph GW .
3. Find a minimum cost tour of GW that contains every edge from EtW and start this at v∗0 to form a transition
sequence ρ¯.
4. Extract the test sequence from ρ¯.
Proposition 6 Suppose that FSM M has n states, p inputs, and a characterizing set with m elements. Then the
digraph GW produced in Algorithm 2 has O(pnm) vertices and O(pnm2) edges.
6 Evaluation
The test sequence generation algorithms given in this paper extend the applicability of test overlap. They diﬀer
from the approaches, for using overlap with UIOs or a DS, in scope: they generalise the problem to the case where
we are not using either a DS or a set of UIOs by allowing overlap where separating sequences are used. This is
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useful since, while every minimal FSM has a characterizing set, a minimal FSM need not have a distinguishing
sequence or a UIO for each state.
First consider the case where preﬁxes of the sequences in W are not used. Optimization occurs over a set of
tours of a digraph G. Importantly, this set of tours includes those that represent test sequences that do not utilize
overlap.
Proposition 7 Every W-test sequence for M is represented by a tour through G that contains each edge from Et.
The following shows that the test sequence produced using overlap will be no longer than any produced without
overlap.
Theorem 8 Suppose test sequence x¯ is generated from some shortest tour of G that contains every element of Et.
Then no W-test sequence is shorter than x¯.
Proof
This is an immediate consequence of Proposition 7. 
We now apply the algorithm given in Section 4 to the FSM M0 given in Figure 1. Recall that the (w¯i, w¯j)
converting transitions are shown in Table 3. The digraph G leads to the following tour.
v∗0 → v10a → v11 → v11b → v13 → v23a → v22 → v22a → v21 → v21a → v22 → v12a →
v11 → v21b → v23 → v13b → v10 → v20b → v23 → v23b → v20 → v20a → v21 →
v11a → v12 → v22b → v23 → v13a → v12 → v12b → v13 − w¯1 → v∗0 → v10b → v13 − w¯1 → v∗0
This leads to the following test sequence of length 18: abaaaabbbbaababw¯1bw¯1. It is easy to check that every
transition is tested twice, once by a w¯1 sequence and once by a w¯2 sequence. If overlap is not used, the test
sequence is guaranteed to have length at least that of the total for the individual tests in T . Since M has |X||S|
transitions, this is |X||S|∑i(|w¯i| + 1). In this case, we get the value 40: any test sequence generated without
overlap must have length at least 40. Overlap has therefore reduced the test sequence length by a factor in excess
of 2. We have thus shown that the use of overlap produces a test sequence no longer than that produced without
overlap and is capable of producing a test sequence that is shorter than that generated without overlap.
Now consider the use of preﬁxes in state veriﬁcation. We get results that are equivalent to those for the use of
a full characterizing set.
Theorem 9 Suppose that the set W is used for state verification and that test sequence x¯ is generated from some
shortest tour of GW that contains every element of Et. Then no W-test sequence is shorter than x¯.
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Now consider the use of W and overlap in testing from M0. The following is a tour of GW that includes every
edge from EtW .
v∗0 → v∗0 − a/p → v∗1 − a/p → v∗2 → v12a → v11 → v11a → v12 − w¯21 → v∗3 → v13a → v12 − w¯21 → v∗3 − a/r → v∗2 →
v12b → v13 → v13b → v10 → v10b → v13 → v23b → v20 → v10a → v11 → v11b → v13 − w¯31 → v∗0
In addition to the transitions being tested, this includes three connecting transitions and three separating
sequences (all of length one). Thus the overall test sequence length is the number of transitions counting each
transition to state s0 twice as |W0| = 2 (nine) plus the number of connecting transitions (three) plus the total length
of the separating sequences used (three) and so is 15. We get the following test sequence: aaaaw¯21aw¯21abbbbabw¯31.
If overlap is not used, the test sequence is guaranteed to have length at least that of the total for the individual
test subsequences in T . In this case, we get the value 21: any test sequence generated without overlap must have
length at least 21. The use of overlap thus led to a reduction in the test sequence length. Interestingly, in this case
the test sequence produced using overlap and the entire set W is shorter than that produced using preﬁxes (W)
but no overlap.
7 Conclusions
When testing from an FSM, overlap may be used in order to reduce the test eﬀort. While previous work has
considered the case when a DS or a set of UIOs are used for state checking, an FSM need not have such sequences.
However, every minimal FSM has a characterizing set. This paper has thus considered the problem of utilizing
overlap where a characterizing set is used for state checking. This paper has generalized the notion of invertibility,
used for UIOs, to (w¯i, w¯j) converting transitions. This allowed test subsequence overlap to be represented when a
characterizing set is used for state checking.
Having studied test subsequence overlap we considered the problem of generating a test sequence, from an FSM
M , in the presence of a characterizing set W . We considered the test criterion that for each transition t and
w¯i ∈ W , the test sequence contains t followed by a sequence that has at least the ability of w¯i to distinguish the
ﬁnal state of t from other states of M . Overlap was utilized in order to reduce the test sequence length.
The test sequence generation algorithm presented is based around a digraph G that represents possible test
sequences. The problem reduces to that of ﬁnding a minimal tour in G that contains the edges in some set Et and
thus becomes an instance of the Rural Chinese Postman Problem. Importantly, any test sequence that does not
utilize overlap is also represented by a tour of G that contains the edges in Et and thus the optimal test sequence,
produced by the proposed algorithm, can be no longer than that produced without overlap. We have also shown
that the proposed test generation algorithm is capable of leading to a reduction in the length of the resultant test
sequence.
Sometimes it is suﬃcient to apply only a set Wi of preﬁxes of sequences in W in order to identify a state si. We
thus extended the test sequence generation algorithm to using a set W = {W0, . . . ,Wn−1} of sets for identifying
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the states s0, . . . , sn−1 of M . The approaches to representing overlap and generating a test sequence extended
naturally to the use of W rather than W . Test sequence generation was again represented as the problem of
ﬁnding a minimal tour of a digraph GW that contains some set EtW of edges. Any test sequence that uses W but
does not utilize overlap is also represented by a tour of GW that contains the edges in EtW and thus the optimal
test sequence produced by the proposed algorithm can be no longer than that produced without overlap. Again,
when applied to an example the use of overlap led to a reduction in the test sequence length.
While the use of overlap can lead to shorter test sequences it increases the cost of test sequence generation.
In practice there will be a trade-oﬀ between the cost of test sequence generation and the cost of test sequence
execution. In some cases the use of overlap will not be justiﬁed. However, the use of overlap will be more appealing
if test execution is expensive or the test sequence is to be applied to many implementations.
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